

[First Hit](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)[Generate Collection](#)[Print](#)

L1: Entry 1 of 2

File: JPAB

Feb 19, 1988

PUB-NO: JP363039229A

DOCUMENT-IDENTIFIER: JP 63039229 A

TITLE: CIPHER SYNCHRONIZING DEVICE

PUBN-DATE: February 19, 1988

## INVENTOR-INFORMATION:

NAME

COUNTRY

SENOO, MASAYUKI

OOTA, KOICHI

## ASSIGNEE-INFORMATION:

NAME

COUNTRY

FUJITSU LTD

APPL-NO: JP61183105

APPL-DATE: August 4, 1986

INT-CL (IPC): H04L 9/00; H04L 7/08

## ABSTRACT:

PURPOSE: To stabilize and secure decoding operations by providing a specific level to a status bit included in each frame of multiframe which is exchanged between an encoder and decoder and synchronizing decoding operations.

CONSTITUTION: A signal transmitted from the encoder to the decoder is constituted of a synchronizing bit F and the multiframe consisting of a data D and the frames made of status bits S. A frame generator circuit 1 on the encoding side provides the specific level to the status bit S. On the reception side a frame synchronizing circuit 2 acquires the frame synchronization of reception signals, simultaneously takes the status bits out of the frames and supplies them to a status bit counting circuit 3. The circuit 3 counts status bits at the specific level, supplies a signal to a decoder circuit 4 when it detects the preset number of status bits at the specific level, and causes a decoder circuit 4 to decode the next and subsequent multiframe.

COPYRIGHT: (C)1988, JPO&amp;Japio

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)